An error occurred while fetching folder content.
Hai Li
authored
The current settings for 28nm PHY data lane CFG4 registers do not work with certain panels. This change is to modify them to hw recommended values. Signed-off-by:Hai Li <hali@codeaurora.org> Signed-off-by:
Rob Clark <robdclark@gmail.com>
Name | Last commit | Last update |
---|